FPGAs and VHDL- Part 3: BCD to 7 Segment Decoder – Ec-Projects

In this video we look at binary coded decimal – to – 7 segment decoders. We look an conditional- and selected signal assignments in VHDL.

¤¤¤¤ — SUPPORT Ec-Projects — ¤¤¤¤

By using my Amazon.com affiliate link – http://amzn.to/1kNT3RM (No extra cost for you!)
By becoming a Patreon for as little as $1 per month – https://www.patreon.com/EcProjects