Skip to content

PRO TIP Block youtube.com at the DNS level — Pi-hole, NextDNS or your hosts file — but allow youtube-nocookie.com and i.ytimg.com. These tutorials keep playing; the rabbit hole does not.

Learning without distractions
  1. 1 23:59 Easy Tutorial on FPGA Coding by Using Vivado, Verilog, and Xilinx Boards Aleksandar Haber PhD · 51.2K views
  2. 2 22:08 Transform Integers Into Binary Numbers in C/C++ and Bitwise Operations – Tutorial Aleksandar Haber PhD · 5.2K views
  3. 3 19:17 Install MicroBlaze Processor and Start with C/C++ Coding FPGAs in Vivado and Vitis Aleksandar Haber PhD · 11.2K views
  4. 4 25:57 Pulse Width Modulation (PWM) in FPGA, Verilog, and Vivado – Make External Breadboard LED Blink Aleksandar Haber PhD · 13.6K views
  5. 5 3:18 Fix the Vivado error: Cannot locate target loader vivado.bat – C:XilinxVivado…vivado.bat Aleksandar Haber PhD · 4.4K views
  6. 6 24:41 Start With FPGA Programming in Vivado and Verilog – AMD/Xilinx FPGA Boards Aleksandar Haber PhD · 12.4K views
  7. 7 22:35 How to Convert Decimal to Binary Numbers – Procedure with Worked Examples Aleksandar Haber PhD · 1.3K views
  8. 8 25:12 How to Create Test Bench and Simulate FPGA Verilog Program in Vivado – Xilinx – AMD Aleksandar Haber PhD · 4.1K views
  9. 9 44:06 Explanation of always @ () statement in FPGA Verilog – Explanations and Examples in Vivado Aleksandar Haber PhD · 996 views
  10. 10 50:19 RS Flip-Flop | SR Latch – Basics and Verilog FPGA Implementation in Vivado and Xilinx Aleksandar Haber PhD · 1.1K views
  11. 11 1:19:32 Finite Impulse Response – FIR – Filter Implementation in FPGA, Verilog, and Vivado from Scratch Aleksandar Haber PhD · 14.4K views
  12. 12 21:08 Load Data from Files into Verilog and Vivado Simulations – FPGA Tutorial Aleksandar Haber PhD · 3.5K views
  13. 13 20:10 Save Data to Files from Verilog and Vivado Simulations – FPGA Tutorial Aleksandar Haber PhD · 1.9K views
  14. 14 31:09 Control Seven Segment Display – Binary to Decimal Converter – FPGA Tutorial Aleksandar Haber PhD · 2.1K views
  15. 15 0:41 Control Seven-Segment Display Teaser Video for the Tutorial – Tutorial Link Given in Description Aleksandar Haber PhD · 803 views
  16. 16 28:20 Define and Use Hardware Clocks in FPGA, Vivado and Verilog – FPGA Tutorials Aleksandar Haber PhD · 2.9K views
  17. 17 30:04 Generate PWM signals in in FPGA, Vivado and Verilog – FPGA and Digital System Tutorials Aleksandar Haber PhD · 3.8K views
  18. 18 12:11 Control DC Motors by Using FPGAs, Verilog, Vivado – Teaser Video – Xilinx/AMD Motor control Aleksandar Haber PhD · 1.9K views
  19. 19 42:09 Control DC Motor Speed and Direction Using FPGA, Vivado, and Verilog | Xilinx |AMD – FPGA tutorials Aleksandar Haber PhD · 9.4K views