Skip to content

PRO TIP Block youtube.com at the DNS level — Pi-hole, NextDNS or your hosts file — but allow youtube-nocookie.com and i.ytimg.com. These tutorials keep playing; the rabbit hole does not.

Learning without distractions
  1. 1 26:45 Day 1 | Full Adder Dataflow (DF) RTL Code & Testbench | Vivado, Quartus & ModelSim Simulation VLSI Simplified · 288 views
  2. 2 29:05 Day 2 of 30 Days of Verilog HDL | Ripple Carry Adder (RCA) RTL Code & Testbench VLSI Simplified · 91 views
  3. 3 31:51 Day 3 of 30 Days of Verilog HDL | Binary to Gray and Gray to Binary Converter RTL code and Testbench VLSI Simplified · 39 views
  4. 4 12:18 Day 4 of 30 Days of Verilog HDL | 2×1 MUX RTL Code and Testbench VLSI Simplified · 50 views
  5. 5 21:20 Day 4 of 30 Days of Verilog HDL | 4×1 MUX and 8×1 MUX RTL Code & Testbench VLSI Simplified · 47 views
  6. 6 46:27 Day 5 of 30 Days of Verilog HDL | Demultiplexer (DEMUX) RTL Code & Testbench VLSI Simplified · 40 views
  7. 7 32:58 Day 6 of 30 Days of Verilog HDL | Encoder & Octal to Binary Encoder | RTL Code & Testbench VLSI Simplified · 36 views
  8. 8 36:28 Day 7 of 30 Days of Verilog HDL | 2-to-4 Decoder & 3-to-8 Decoder | RTL Code & Testbench VLSI Simplified · 41 views
  9. 9 30:12 Day 8 of 30 Days of Verilog HDL | SR & D Latch | RTL Code & Testbench VLSI Simplified · 33 views
  10. 10 36:51 Day 9 of 30 Days of Verilog HDL | SR & D Flipflop | RTL Code & Testbench VLSI Simplified · 52 views
  11. 11 37:02 Day 9 of 30 Days of Verilog HDL | JK & D Flipflop | RTL Code & Testbench VLSI Simplified · 62 views
  12. 12 25:56 Day 10 of 30 Days of Verilog HDL | 4-bit Custom Comparator | RTL Code, Testbench & Simulation VLSI Simplified · 38 views
  13. 13 50:05 Day 11 of 30 Days of Verilog HDL | Shift_Registers_1 | RTL Code, Testbench & Simulation VLSI Simplified · 40 views
  14. 14 28:25 Day 13 of 30 Days of Verilog HDL | Ring Counter & Johnson Counter | RTL Code, Testbench & Simulation VLSI Simplified · 41 views
  15. 15 22:54 Day 14: Parameterized Mod-15 Up Counter in Verilog HDL | Digital Design Tutorial VLSI Simplified · 63 views
  16. 16 28:13 Day 15: Gray Code Counter in Verilog HDL | Verilog Tutorial for Beginners | 30 Days of Verilog VLSI Simplified · 48 views
  17. 17 25:00 Day 2: Gate Level Modeling in Verilog HDL | Verilog Tutorial for Beginners VLSI Simplified