Skip to content

PRO TIP Block youtube.com at the DNS level — Pi-hole, NextDNS or your hosts file — but allow youtube-nocookie.com and i.ytimg.com. These tutorials keep playing; the rabbit hole does not.

Learning without distractions
  1. 1 40:37 Introduction to Verilog: Modules, Number Representations & Comments | Free DV Course|All about VLSI ALL ABOUT VLSI · 121.6K views
  2. 2 49:06 Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tutorial for Beginners ALL ABOUT VLSI · 39.9K views
  3. 3 46:45 Port Connection Rules in Verilog | Connect by Order vs Connect by Name Explained ALL ABOUT VLSI · 26.7K views
  4. 4 31:36 Introduction to Gate Level Modeling in Verilog | Getting Started with Vivado Tool Interface ALL ABOUT VLSI · 22.2K views
  5. 5 19:15 Verilog Code for Full Adder using Half Adder | Gate Level Modeling | All about VLSI || ALL ABOUT VLSI · 17K views
  6. 6 24:09 BCD and Ripple Carry Adder (RCA) Using GLM in Verilog | Digital Design Explained ALL ABOUT VLSI · 14.1K views
  7. 7 19:08 2-Bit Comparator using Gate Level Modeling in Verilog | Digital Design & Verilog HDL Tutorial ALL ABOUT VLSI · 9.4K views
  8. 8 42:25 Introduction to Behavioral Modeling in Verilog | Verilog Tutorial for Beginners|| All about VLSI || ALL ABOUT VLSI · 14K views
  9. 9 31:23 Operators in Verilog Part 2 | Bitwise, Relational & Equality Operators with Examples ALL ABOUT VLSI · 11.2K views
  10. 10 40:39 Logical Operators, Shift & Concatenation in Verilog | Verilog Basics Explained || All about VLSI || ALL ABOUT VLSI · 9.2K views
  11. 11 36:00 Blocking vs Non-Blocking in Verilog | Inter vs Intra Assignment Explained || All about VLSI || ALL ABOUT VLSI · 9.1K views
  12. 12 38:53 Verilog Event Scheduler & System Tasks Explained with Examples | Verilog full course |All about VLSI ALL ABOUT VLSI · 8.3K views
  13. 13 31:13 Verilog Practice on HDLBits | Step-by-Step Problem Solving Explained ALL ABOUT VLSI · 6K views
  14. 14 37:15 Event Scheduler in Verilog final part| $monitor | Behavioral Modeling with Half Adder ALL ABOUT VLSI · 6.9K views
  15. 15 21:07 Full adder and Half subtractor verilog code in behavioral modelling || Verilog full course | ALL ABOUT VLSI · 6.3K views
  16. 16 21:58 BCD Adder and Ripple Carry Adder using Behavioral Modeling | Verilog Explained Step-by-Step ALL ABOUT VLSI · 5.1K views
  17. 17 20:51 Loops & Case Statements in Verilog | MUX Design and Testbench using Case Statement Explained ALL ABOUT VLSI · 5.8K views
  18. 18 23:12 MUX and DEMUX Design in Verilog | Using if-else & case statements explained ALL ABOUT VLSI · 5.6K views
  19. 19 31:19 Encoder, Decoder & Priority Encoder in Verilog | Behavioral Modeling using CASEX || All about VLSI ALL ABOUT VLSI · 4.9K views
  20. 20 22:31 SR Latch Design in Verilog | Step-by-Step Explanation for Beginners || Verilog full course || ALL ABOUT VLSI · 5.7K views
  21. 21 17:50 D, JK & T Latch Design in Verilog | Verilog Sequential Circuits Explained ALL ABOUT VLSI · 4.6K views
  22. 22 32:34 SISO & SIPO Design using Verilog | Verilog full course || All about VLSI || ALL ABOUT VLSI · 5.8K views
  23. 23 14:58 PISO and PIPO Register in Verilog | Shift Register Design Explained with Code ALL ABOUT VLSI · 3.2K views
  24. 24 22:50 Universal Shift Register in Verilog | Code Development & Working Explained | Verilog Projects ALL ABOUT VLSI · 3.5K views
  25. 25 20:09 Blocking vs Non-Blocking in Verilog | MOD-4 Synchronous Up Counter Explained | Verilog for Beginners ALL ABOUT VLSI · 3.4K views
  26. 26 26:53 Universal Counter in Verilog | Mod, Even, Up Down Counter in One Module | Verilog full course || ALL ABOUT VLSI · 3.9K views
  27. 27 28:30 Frequency Division by Even Numbers in Verilog | Clock Divider Explained with Code Example ALL ABOUT VLSI · 4.6K views
  28. 28 25:39 Frequency Division by 3, 5 & MOD-3/5/7 Counter Design in Verilog | Digital Design Explained ALL ABOUT VLSI · 3.3K views
  29. 29 36:58 Frequency Divider by 3 with 50% Duty Cycle | Verilog Code Explained Step-by-Step ALL ABOUT VLSI · 4.5K views
  30. 30 34:43 Frequency Division by 1.5 in Verilog | Clock Divider Logic Explained with Code||All about VLSI || ALL ABOUT VLSI · 3.7K views
  31. 31 17:12 Dataflow Modelling in Verilog Explained | Beginners Guide to HDL Coding|| ALL ABOUT VLSI || ALL ABOUT VLSI · 2.6K views
  32. 32 25:26 Introduction to FSM | How to Design Finite State Machines in Verilog (Theory Explained) ALL ABOUT VLSI · 5.7K views
  33. 33 21:03 FSM Coding in Verilog | Mealy & Moore FSM Design | Verilog HDL Example | Part-2 (Coding) ALL ABOUT VLSI · 4.8K views
  34. 34 19:36 8×8 RAM Project Development | Verilog RAM Design Explained Step-by-Step | Project Development Series ALL ABOUT VLSI · 4.2K views
  35. 35 40:43 FIFO Design in Verilog | Handling Different Read/Write Speeds | Practical FIFO Application ALL ABOUT VLSI · 8K views
  36. 36 19:40 Decoder based RAM Development Project in Verilog |Verilog Projects Series – Project 2 | ALL ABOUT VLSI · 2.3K views
  37. 37 25:19 Hamming Code Generator and Detector | Verilog Project Development Series ALL ABOUT VLSI · 1.8K views
  38. 38 9:28 Elevator Controller Design Using Verilog | Theory & FSM Explanation | Verilog Project Series Part 1 ALL ABOUT VLSI · 3.4K views
  39. 39 17:20 Elevator Controller Design in Verilog | Part 2 | RTL Coding & FSM Implementation ALL ABOUT VLSI · 3.7K views
  40. 40 25:01 Verilog HDL bits solving part 2 || All about VLSI || ALL ABOUT VLSI · 216 views
  41. 41 28:18 Verilog HDLBits Solving – Part 3 || All about VLSI || ALL ABOUT VLSI · 163 views