Skip to content

PRO TIP Block youtube.com at the DNS level — Pi-hole, NextDNS or your hosts file — but allow youtube-nocookie.com and i.ytimg.com. These tutorials keep playing; the rabbit hole does not.

Learning without distractions
  1. 1 30:53 VHDL Lecture 1 VHDL Basics Eduvance · 511.6K views
  2. 2 14:33 VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes Eduvance · 152K views
  3. 3 13:25 VHDL Lecture 3 Lab1 Switches LEDs Explanation Eduvance · 89.6K views
  4. 4 9:53 VHDL Lecture 4 Lab1-Switches LEDs Simulation Eduvance · 60.9K views
  5. 5 15:30 VHDL Lecture 5 Understanding Architecture Eduvance · 90.8K views
  6. 6 26:29 VHDL Lecture 6 Understanding Signals With Select Statements Eduvance · 85K views
  7. 7 10:16 VHDL Lecture 7 Lab2 – When Else Eduvance · 37.2K views
  8. 8 6:35 VHDL Lecture 8 Lab2 – When Else simulation Eduvance · 24K views
  9. 9 13:57 VHDL Lecture 9 Lab3 – With Select Explanation Eduvance · 29.5K views
  10. 10 6:07 VHDL Lecture 10 Lab3 – With select simulation Eduvance · 17.8K views
  11. 11 41:02 VHDL Lecture 11 Understanding processes and sequential statements Eduvance · 76.2K views
  12. 12 14:51 VHDL Lecture 12 Lab4 – Process in VHDL in Explanation Eduvance · 27.2K views
  13. 13 7:22 VHDL Lecture 13 Lab 4 – process simluation Eduvance · 16.5K views
  14. 14 5:06 VHDL Lecture 25 Lab 8 -Clock Divider and Counters Simulation Eduvance · 39.4K views
  15. 15 12:06 VHDL Lecture 24 Lab 8- Clock Divider and Counters Explanation Eduvance · 30.1K views
  16. 16 21:38 VHDL Lecture 23 Lab 8 – Clock Dividers and Counters Eduvance · 59.7K views
  17. 17 9:11 VHDL Lecture 22 Lab 7 – Voting Machine Simulation Eduvance · 19K views
  18. 18 28:59 VHDL Lecture 21 Lab 7 – Voting Machine Explanation Eduvance · 24.1K views
  19. 19 41:37 VHDL Lecture 20 Finite State Machine Design Eduvance · 52.8K views
  20. 20 5:05 VHDL Lecture 19 Lab 6 – Full Adder using Half Adder Simulation Eduvance · 21.3K views
  21. 21 20:28 VHDL Lecture 18 Lab 6 – Fulladder using Half Adder Eduvance · 40.5K views
  22. 22 18:55 VHDL Lecture 17 Building Big Designs from Small Designs Eduvance · 24.7K views
  23. 23 28:24 VHDL Lecture 16 Making Sequential Circuits Eduvance · 43.7K views
  24. 24 4:35 VHDL Lecture 15 Lab 5 – case select simulation Eduvance · 12.3K views
  25. 25 12:27 VHDL Lecture 14 Lab 5 – Case Select Explanation Eduvance · 18.3K views